Abstract. With the gradual improvement of clock frequency of large scale integrated circuits, the traditional stuck-at fault testing method cannot meet the requirements of chip test quality. Firstly, this paper introduces the fault model of at-speed test, the structure of on-chip clock control and the specific test method. Secondly, it introduces the at-speed test implementation of a chip in detail, when PLL clock is used as at-speed test clock .Finally, TetraMAX is used to automatically generate test vectors and vector compression for the whole design. The experimental results show that the scheme is feasible and the compression design of test vectors is more suitable for the current design requirements.
Introduction
With the increasing complexity and decreasing size of the circuit, testing has become an urgent problem. Especially in the development stage of deep submicron and ultra-high integration, system-on-chip is more powerful, and it also brings a series of design and test problems. Under nano-scale process nodes, high frequency clock and harsh timing make the traditional stuck-at fault testing methods cannot meet the requirements of chip test quality [1] .In order to reflect the real operating speed of the circuit, a design scheme based on on-chip clock to generate at-speed test clock is proposed. At-speed test is particularly important for high-speed large-scale integrated circuits.
At-Speed Test
At-speed test uses Automatic Test Equipment's slow clock at shift and fast clock at work frequency at capture. As shown in Figure 1 .The At-speed test clock can be provided in two ways:The first is input directly from the pin and is provided by an external Automatic Test Equipment (ATE).The second is generated internally, such as a phase locked loop(PLL) or a delay locked loop(DLL).If the method of generating high-speed test clock from external ATE is adopted, the requirement for ATE is higher, and the corresponding test cost and circuit packaging cost will increase significantly.Especially when the circuit runs at a frequency of GHz, this effect is particularly prominent.
In order to reduce the cost of testing, second methods can be adopted. The basic idea of this method is to use on-chip clock sources, such as PLL, to generate at-speed high-speed test pulses, while ATE only provides slow shift clock and test control signal. The fault models for At-speed tests include transition fault and path-delay fault. Transition fault, that is, a circuit node can complete the jump from low to high or from high to low within a specified time. The transition-delay fault model is improvement on the stuck-at fault model. Rather than stuck-at-0 and stuck at-1 nodes, it detects slow-to-rise and slow-to-fall nodes. As shown in Figure 2 . Path-delay fault is for a signal path, after the signal changes in the starting point of the path, whether the terminal of the path can complete the corresponding jump within the specified time.
For both fault models, at-speed testing includes several stages of test vector shift-in, launch, capture and shift-out. According to the timing relationship between launch and test vector shift-in, at-speed test can be divided into last shift launch mode and system clock launch mode. Last shift launch mode launches a logic value in the last shift_in cycle when the scan enable is active. And then capture new logic values in a system clock cycle when the scan enable is inactive. The advantage is that the generation of test vectors is relatively simple and easy to achieve higher test coverage.The disadvantage is that the Scan Enable signal must be processed as a critical time signal in DFT processing [3] .
System clock launch mode launches a logic value using a normal system clock. And then captures the new logic values with a subsequent system clock. The advantage is that the timing requirements for Scan Enable signals are greatly reduced. The disadvantage is that the vector generation algorithm is complex, the test coverage is low, and the running time of the ATPG tool is longer.
At-speed testing requires not only more complex fault models, but also requires the accurate application of two high-speed clock pulses to apply the tests. In general, the on-chip clock generator module provides all kinds of clocks needed by the system and then provides them to each module. In order to support at-speed test, we need to add OCC circuits between On-chip clock generator and logic.OCC Controller generates the two high-speed clock pulses. As shown in the Fig 3, is the block diagram of At-speed test circuit [4] . The On-chip clock generator can be phase-locked loops, clock dividers and multipliers and so on. The OCC controller controls the test clock, contains clock multiplexing logic to generate an internal clocks to switch from the ATE clock during shift to a PLL clock during capture. The clock chain provides a scan chain that control test clock and at-speed pulse to ATE. The clock chain is a scan chain segment of one or some scan cells. Logic is the logic design under test. Scan input is scan input data pins for clock chain. Scan output is scan output data pins for clock chain. The refclk pin is PLL input reference clock signal. The pllclk1, pllclk2 and pllclk3 are the three output clock signals of PLL, ATE Clock is the test clock input of ATE, Scan enable is the test control input signal of ATE. The intclk1,intclk2,intclk3 are three internal clocks. Each internal clock is controlled by the clock chain and is connected to the sequential cells within the logic design. Figure 4 . When the TestMode is inactive, the pllclk is send to intclk, circuit is under function mode. When the TestMode is active and OCC Bypass is active, the ATE clock is send to intclk, circuit is under bypass mode. When the TestMode is active and OCC Bypass is inactive and Scan Enable is active, the ATE clock is send to intclk, circuit is under OCC scan shift mode. When the TestMode is active and OCC Bypass is inactive and Scan Enable is inactive, the pllclk is send to intclk, circuit is under OCC at-speed capture mode.
The logic view of Clock Controller is shown as

At-Speed Test Design with At-Speed Test
The ASIC design in this paper has a design scale of about 3 million gates and contains about 70,000 scannable registers. It adopts 55nm process. There are two clock domains in the design. Because different clock domains have different clock skews, in order to avoid competition and risk in scanning test, we cannot mix the clock when generating the scan chain. We should divide different clock domains into different scan chains.
The design flow is shown as Figure 5 . First, do the normal synthesis of the RTL by using DC Compiler with timing constraints firstly. Then DFT Compiler inserts the clock chain and the OCC controller, and then gates each output of clock controller to a corresponding internal clock. It also can complete compressing the scan chains. Then complete the layout design and clock tree by using IC Compiler. Then get a netlist. By using PrimeTime do the timing analysis of the netlist. Then also can get the timing file such as critical part report, slack report and timing exceptions. Next, TetraMax do the ATPG with the netlist and timing files. Then ATPG generate the test patterns. Finally, using VCS do the simulation. Scanning-based at-speed testing significantly increases the size of test vectors in automatic test vector generation (ATPG).This is because the process of activating and transmitting at-speed fault is much more complex than stuck-at fault. Therefore, in order to reduce the capacity of test vectors, in order to reduce the test cost, it is necessary to compress the test vectors of at-speed test.
First, we do stuck-at and transition test failure coverage without data compression. At this point, 6 scanning chains are defined externally. In addition to stuck-at test and transition test for test vector compression, six scanning channels are also defined externally. In order to save test cost and speed up test time, the chain length of each scan test chain should be limited to hundreds of order of magnitude on the basis of test compression technology. In the design, the length of each scan chain is set to 450 registers, and there are 156 scan chains inside.
Test coverage=(DT+(PT×pt_credit))/(all_faults-UD)
Fault coverage=(DT+(PT×pt_credit))/(all_faults) (2) pt_credit=50%,by default.
Results of the At-speed test and Stuck-at test is shown in Table1. Test coverage calculation formula is shown as Eq.1. Fault coverage can effectively reflect the quality of testing and the calculation formula is shown as Eq.2. At-speed test, test vector of about 7138, after compression, the amount of test data reduced to 42M,with and 90.85% transition-delay testcoverage. Stuck-at test,test vector of about 3217,after compression, the amount of test data reduced to 12M,with and 93.51% stuck-at testcoverage. 
Summary
With the shrinking of chip feature size, the proportion of time-series related faults is increasing, the testing ability of traditional cemented stuck-at fault methods under the small process size is becoming more and more limited. A method based on internal PLL to provide at-speed testing can detect many timing-related faults very well. According to the characteristics of at-speed test, this paper presents a scheme of at-speed scan test based on on-chip PLL, and it is realized in a chip. DFT Compiler and TetraMAX are used to generate test vectors, and the experimental results in different cases are analyzed and compared. At the same time, the test data is compressed to reduce the amount of test vector data, shorten the test time, thus greatly reducing the test cost.
